Emerging Monolithic 3D (M3D) architectures stack memory and logic with sub-micron vertical vias but lacked unified evaluation tools; LLMET delivers cross-layer architectural simulation connecting device physics to AI application benchmarks.

Traditional 2.5D chip packaging relies on micro-bumps to connect dies, introducing parasitic capacitance, physical spacing limits, and high manufacturing thermal resistance.
Monolithic 3D (M3D) technology overcomes packaging limits by building sequential vertical layers of nanoscale transistors and memory cells with ultra-dense sub-micron inter-layer vias, but chip designers lacked tools to evaluate how M3D device physics affects real-world software performance.
LLMET provides a comprehensive, cross-layer evaluation framework that links lower-level material properties and thermal dissipation models directly to AI workload performance and energy consumption across M3D memory systems.
By providing chip architects with a unified simulation platform, LLMET accelerates the design of ultra-dense, energy-efficient microchips for on-device generative AI, edge robotics, and hyperscale data centers.
LLMET: Enabling Cross-Layer Evaluation of Emerging M3D Memories for Energy-Efficient LLM Serving
The energy consumption of Large Language Model (LLM) serving is becoming a major system challenge as deployment scales, driven by hardware power and thermal constraints and rising electricity costs. A key contributor to chip energy dissipation is data movement between limited on-chip cache and off-chip High Bandwidth Memory (HBM). Meanwhile, emerging memory technologies such as monolithic 3D (M3D) integration of cache memories at the Back-End-Of-Line (BEOL) of logic chips enable larger and denser on-chip memories, creating new opportunities to reduce costly off-chip traffic. However, it remains unclear whether continuously scaling on-chip memory using emerging technologies can effectively improve the energy efficiency of LLM serving. To address this gap, we develop LLMET (LLM with Emerging Technology), a validated cross-layer simulation framework, and conduct a comprehensive study on the impact of large-capacity on-chip memory technologies across a broad range of models, applications and platforms. Utilizing M3D technology to expand the L2 cache from 40MB to 1GB yields a 44% reduction in chip energy during the Llama3.1-70B prefill phase with a 16K context window, based on LLMET simulation on a dual NVIDIA A100 GPU setup. On the 8x NVIDIA B200-like platform, extending the L2 cache from 128MB to 4GB saves the prefill energy by up to 24%. For the edge platform and workloads, the decode energy saving reaches 30% when increasing the 8MB cache size to 256MB. These results highlight the promise of ultra-large on-chip memories for energy-efficient LLM serving systems.
Ask this paper your own questions, or keep browsing the verified research catalogue.